Anode Shorted Gate Turn-Off Thyristor Type SA45AP1000TB



Contact us!

Date: June, 2020 Data Sheet Issue: 1



	ORDERING INFORMATION				(Please quote 12 to 15 digit code as below)			
SA	45	AP	1000	Т	В			
-	Voltage Code	Outline Code	Current code	Type code	Special code	Optional code		



Explore the full range of our semiconductor portfolio online

SANCONA®

Absolute Maximum Ratings

	VOLTAGE RATINGS	MAXIMUM LIMITS	UNITS
V _{DRM}	Repetitive peak off-state voltage, (note 1)	4500	V
V _{RSM}	Non-repetitive peak off-state voltage, (note 1)	4500	V
V _{RRM}	Repetitive peak reverse voltage	18	V
V _{RSM}	Non-repetitive peak reverse voltage	18	V
note 1)	$V_{GK} = -2V$		

	OTHER RATINGS	MAXIMUM LIMITS	UNITS		
I _{TGQ}	Peak turn-off current (note 1)	1000	А		
L _S	Snubber loop impedance, $I_{TM} = I_{TGQ}$ (note 1)	300	nH		
I _{T(AV)M}	Mean on-state current, T _{sink} = 55°C, (note 2)	545	А		
I _{T(RMS)}	Nominal RMS on-state current, T _{sink} = 25°C (note 2)	1065	А		
I _{TSM}	Peak non-repetitive surge current t _p = 10ms (note 3)	8	kA		
I _{TSM2}	Peak non-repetitive surge current t _p = 2ms (note 3)	14	kA		
l ² t	I^2t capacity for fusing $t_p = 10$ ms	320 · 10 ³	A ² s		
(di/dt) _{cr}	Critical rate of rise of on-state current, (note 4)	800	A/µs		
P _{FGM}	Peak forward gate power	210	W		
P _{RGM}	Peark reverse gate power	8	kW		
I _{FGM}	Peak forward gate current	140	А		
V _{RGM}	Peak reverse gate voltage (note 5)	18	V		
t _{off}	Minimum permissible off-time (note 1)	80	μs		
t _{on}	Maximum permissible on-time	20	μs		
Т _{јор}	Operating temperature range	-40 to +125	°C		
T _{stg}	Storage temperature range	-40 to +125	°C		
note 1)	T_j = 125°C, V_D = 2/3 $V_{DM}, V_{DM} \leq V_{DRM}, di_{GQ}/dt$ = 25A/µs, I_{TGQ} = 1000A and C_S = 2µF				
note 2)	Double-side cooled, single phase, 50Hz, 180° half-sinewave.				
note 3)	$T_{j(initial)}$ = 125°C, single phase, 50Hz, 180° sinewave, re-applied voltage V_D = $V_R \le 10V$				
note 4)	For di/dt > 800A/µs please consult factory.				
note 5)	May exceed this value during turn-off avalanche period.				

SANCONA®

Characteristics


	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
V _{TM}	Maximum peak on-state voltage	I _G = 2A, I _T = 1000A	-	3.5	4.0	V
ΙL	Latching current	$T_j = 25^{\circ}C$	-	10	-	А
Ι _Η	Holding current	$T_j = 25^{\circ}C$	-	10	-	А
(dv/dt) _{cr}	Critical rate of rise of off-state voltage	$V_D = 2/3V_{DRM}, V_{GR} = -2V$	1000	-	-	V/µs
I _{DRM}	Peak off-state current	Rated V_{DRM} , $V_{GR} = -2V$	-	-	50	mA
I _{RRM}	Peak reverse current	V _{RR} = 16V	-	-	60	mA
I _{GKM}	Peak negative gate leakage current	$V_{GR} = -16V$	-	-	60	mA
		$T_j = -40^{\circ}$ C, $V_D = 25$ V, $R_L = 25$ m Ω	-	1.2	- - 50 60	V
V_{GT}	Gate trigger voltage	$T_j = 25^{\circ}C, V_D = 25V, R_L = 25m\Omega$	-	1	-	V
		$T_j = 125^{\circ}C, V_D = 25V, R_L = 25m\Omega$	-	- - - 50 - 60 - 60 1.2 - 1.2 - 0.8 - 1.4 4 0.7 2 0.25 0.7 1.2 - 1.3 - 1.5 18 290 - 1.4 - 2.3 3 40 60 - - - - 2.3 3 40 -	V	
		$T_j = -40^{\circ}C, V_D = 25V, R_L = 25m\Omega$	-	1.4	4	А
I _{GT}	Gate trigger current	$T_j = 25^{\circ}C, V_D = 25V, R_L = 25m\Omega$	-	0.7	2	А
		$T_{j} = 125^{\circ}C, V_{D} = 25V, R_{L} = 25m\Omega$	-	0.25	0.7	А
t _d	Delay time	V _D = 0.5V _{DRM} , I _{TGO} = 1000A,	-	1.2	-	μs
t _{gt}	Turn-on time	$di_T/dt = 300A/\mu s$, $I_{GM} = 20A$, $di_G/dt = 10A/\mu s$	-	3.5	6	μs
E _{on}	Turn-on energy		-	0.4	-	J
t _f	Fall time		-	1.3	-	μs
t _{gq}		-	15	18	μs	
I _{CQM}	Peak turn-off gate current		-	290	-	А
E _{off}	Turn-off energy $V_D = 2/3V_{DRM}, V_{TGQ} = 1000V,$ $di_{GO}/dt = 25A/\mu s, V_{GR} = -16V, C_S = 2\mu F$		-	1.4	-	J
Q_{GQ}	Turn-off gate charge		-	2.3	3	mC
t _{tail}	Tail time		-	40	60	μs
t _{gw}	Gate off-time (note 3)		100	-	-	μs
		Double side cooled	-	-	27	K/kW
R _{thJK}	Thermal resistance, junction to sink	Cathode side cooled	-	-	70	K/kW
		Anode side cooled	-	-	- 50 60 60 - 1 4 2 0.7 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 8 - 1 9 - 1 - 1	K/kW
F	Mounting force	(note 2)	15	-	25	kN
Wt	Weight		-	480	-	g
note 1)	Unless otherwise indicated T _j = 125°C					
note 2)	For other clamping forces, consult factory.					
note 3)	t_{gw} is the period during which the gate circuit is required to remain at low impedance to allow for the passage of t_{tail} .					

Request full technical data sheet via e-mail, free of charge:

Order Now!

SANCONA[®]

Outline Drawing





SANCONA GmbH

An der Hebemärchte 26 D-04316 Leipzig // Registry Court: Leipzig HRB 32946
VAT Reg No.: DE308741810
Tax number: 232/118/085686

The information contained herein is confidential and is protected by Copyright. The information may not be used or disclosed except with written permission of and in the manner permitted by the proprietors SANCONA GmbH. In the interest of product improvement, SANCONA reserves the right to change specifications at any time without prior notice. Devices with a suffix code (2-letter, 3-letter or letter/digit/letter combination) added to their generic code are not necessarily subject to the conditions and limits contained in this report.

©SANCONA GmbH